Sciweavers

1016 search results - page 73 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
BIRTHDAY
2006
Springer
13 years 11 months ago
A Stochastic Theory of Black-Box Software Testing
Abstract. We introduce a mathematical framework for black-box software testing of functional correctness, based on concepts from stochastic process theory. This framework supports ...
Karl Meinke
EUROPAR
2004
Springer
14 years 1 months ago
Evaluating OpenMP Performance Analysis Tools with the APART Test Suite
The APART working group is developing the APART Test Suite (ATS) for evaluating (automatic) performance analysis tools with respect to their correctness – that is, their ability...
Michael Gerndt, Bernd Mohr, Jesper Larsson Trä...
ICCAD
1994
IEEE
112views Hardware» more  ICCAD 1994»
13 years 12 months ago
Selecting partial scan flip-flops for circuit partitioning
This paper presents a new method of selecting scan ipops (FFs) in partial scan designs of sequential circuits. Scan FFs are chosen so that the whole circuit can be partitioned in...
Toshinobu Ono
ISCC
2008
IEEE
110views Communications» more  ISCC 2008»
14 years 2 months ago
Performance testing of Mobile IPv6 protocol
Mobile IPv6 (MIPv6) protocol is a new protocol designed to support the node mobility ofIPv6 protocol, which is a basic protocol of the next generation Internet. Protocol testing c...
Huiming Wang, Xingang Shi, Zhiliang Wang, Xia Yin,...
ISPD
2000
ACM
92views Hardware» more  ISPD 2000»
14 years 4 days ago
An enhanced perturbing algorithm for floorplan design using the O-tree representation
Recently, a deterministic algorithm based on the O-tree representation has been proposed. This method generates excellent layout results on MCNC test cases with O(n3 ) complexity,...
Yingxin Pang, Chung-Kuan Cheng, Takeshi Yoshimura