Sciweavers

5855 search results - page 38 / 1171
» Test generation and minimization with
Sort
View
SNPD
2008
15 years 2 months ago
A Comparative Evaluation of Tests Generated from Different UML Diagrams
This paper presents a single project experiment on the fault revealing capabilities of model-based test sets. The tests are generated from UML statecharts and UML sequence diagram...
Supaporn Kansomkeat, Jeff Offutt, Aynur Abdurazik,...
121
Voted
JIISIC
2008
15 years 2 months ago
PROMETEU - a tool to support documents generation and traceability in the test process
Jorge Luiz da Cruz, Mario Jino, Adalberto Nobiato ...
86
Voted
DM
2010
89views more  DM 2010»
15 years 26 days ago
Polynomial-time dualization of r-exact hypergraphs with applications in geometry
Let H 2V be a hypergraph on vertex set V . For a positive integer r, we call H r-exact, if any minimal transversal of H intersects any hyperedge of H in at most r vertices. This ...
Khaled M. Elbassioni, Imran Rauf
103
Voted
ATS
2009
IEEE
132views Hardware» more  ATS 2009»
15 years 7 months ago
On Improving Diagnostic Test Generation for Scan Chain Failures
In this paper, we present test generation procedures to improve scan chain failure diagnosis. The proposed test generation procedures improve diagnostic resolution by using multi-...
Xun Tang, Ruifeng Guo, Wu-Tung Cheng, Sudhakar M. ...
VLSID
2002
IEEE
115views VLSI» more  VLSID 2002»
16 years 1 months ago
A Partitioning and Storage Based Built-In Test Pattern Generation Method for Scan Circuits
We describe a built-in test pattern generation method for scan circuits. The method is based on partitioning and storage of test sets. Under this method, a precomputed test set is...
Irith Pomeranz, Sudhakar M. Reddy