Sciweavers

287 search results - page 11 / 58
» The Case for a Single-Chip Multiprocessor
Sort
View
ISCA
2011
IEEE
258views Hardware» more  ISCA 2011»
13 years 4 days ago
A case for heterogeneous on-chip interconnects for CMPs
Network-on-chip (NoC) has become a critical shared resource in the emerging Chip Multiprocessor (CMP) era. Most prior NoC designs have used the same type of router across the enti...
Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. ...
DATE
2009
IEEE
115views Hardware» more  DATE 2009»
14 years 3 months ago
Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources
—As multiprocessor systems are increasingly used in real-time environments, scheduling and synchronization analysis of these platforms receive growing attention. However, most kn...
Mircea Negrean, Simon Schliecker, Rolf Ernst
DSD
2007
IEEE
122views Hardware» more  DSD 2007»
14 years 2 months ago
Energy Based Design Space Exploration of Multiprocessor VLIW Architectures
Today energy is an important factor in designing a multiprocessor system. The overall goal of this work is to propose a methodology for design space exploration of VLIW multiproce...
Manoj Gupta, Mayank Gupta, Neeraj Goel, M. Balaksr...
CASES
2001
ACM
14 years 2 days ago
Patchable instruction ROM architecture
Increased systems level integration has meant the movement of many traditionally off chip components onto a single chip including a processor, instruction storage, data path, and ...
Timothy Sherwood, Brad Calder
PE
2002
Springer
137views Optimization» more  PE 2002»
13 years 8 months ago
A case study of Web server benchmarking using parallel WAN emulation
This paper describes the use of a parallel discrete-event network emulator called the Internet Protocol Traffic and Network Emulator (IP-TNE) for Web server benchmarking. The expe...
Carey L. Williamson, Rob Simmonds, Martin F. Arlit...