Sciweavers

2877 search results - page 128 / 576
» The Complexity of Planarity Testing
Sort
View
ICCAD
2006
IEEE
134views Hardware» more  ICCAD 2006»
16 years 1 months ago
A delay fault model for at-speed fault simulation and test generation
We describe a transition fault model, which is easy to simulate under test sequences that are applied at-speed, and provides a target for the generation of at-speed test sequences...
Irith Pomeranz, Sudhakar M. Reddy
KBSE
2008
IEEE
15 years 10 months ago
Test-Suite Augmentation for Evolving Software
One activity performed by developers during regression testing is test-suite augmentation, which consists of assessing the adequacy of a test suite after a program is modified an...
Raúl A. Santelices, Pavan Kumar Chittimalli...
119
Voted
DATE
2006
IEEE
115views Hardware» more  DATE 2006»
15 years 10 months ago
Optimal periodic testing of intermittent faults in embedded pipelined processor applications
Today’s nanometer technology trends have a very negative impact on the reliability of semiconductor products. Intermittent faults constitute the largest part of reliability fail...
Nektarios Kranitis, Andreas Merentitis, N. Laoutar...
ETS
2006
IEEE
110views Hardware» more  ETS 2006»
15 years 10 months ago
Deterministic Logic BIST for Transition Fault Testing
BIST is an attractive approach to detect delay faults due to its inherent support for at-speed test. Deterministic logic BIST (DLBIST) is a technique which was successfully applie...
Valentin Gherman, Hans-Joachim Wunderlich, Jü...
ICECCS
1997
IEEE
114views Hardware» more  ICECCS 1997»
15 years 8 months ago
An approach to integration testing based on architectural descriptions
Software architectures can play a role in improving the testing process of complex systems. In particular, descriptions of the software architecture can be useful to drive integra...
Antonia Bertolino, Paola Inverardi, Henry Muccini,...