Sciweavers

867 search results - page 147 / 174
» The Design and Performance of a Conflict-Avoiding Cache
Sort
View
PPOPP
2009
ACM
16 years 6 months ago
Comparability graph coloring for optimizing utilization of stream register files in stream processors
A stream processor executes an application that has been decomposed into a sequence of kernels that operate on streams of data elements. During the execution of a kernel, all stre...
Xuejun Yang, Li Wang, Jingling Xue, Yu Deng, Ying ...
153
Voted
ICSE
2003
IEEE-ACM
16 years 5 months ago
DADO: Enhancing Middleware to Support Crosscutting Features in Distributed, Heterogeneous Systems
Some "non-' or "extra-functional" features, such as reliability, security, and tracing, defy modularization mechanisms in programming languages. This makes suc...
Eric Wohlstadter, Stoney Jackson, Premkumar T. Dev...
ICCD
2005
IEEE
108views Hardware» more  ICCD 2005»
16 years 2 months ago
Methods for Modeling Resource Contention on Simultaneous Multithreading Processors
Simultaneous multithreading (SMT) seeks to improve the computation throughput of a processor core by sharing primary resources such as functional units, issue bandwidth, and cache...
Tipp Moseley, Dirk Grunwald, Joshua L. Kihm, Danie...
INFOCOM
2009
IEEE
16 years 12 days ago
Fit a Spread Estimator in Small Memory
—The spread of a source host is the number of distinct destinations that it has sent packets to during a measurement period. A spread estimator is a software/hardware module on a...
MyungKeun Yoon, Tao Li, Shigang Chen, Jih-Kwon Pei...
APCSAC
2005
IEEE
15 years 11 months ago
Energy-Effective Instruction Fetch Unit for Wide Issue Processors
Continuing advances in semiconductor technology and demand for higher performance will lead to more powerful, superpipelined and wider issue processors. Instruction caches in such ...
Juan L. Aragón, Alexander V. Veidenbaum