Sciweavers

327 search results - page 12 / 66
» The Effect of Detail on Ethernet Simulation
Sort
View
ICCAD
1991
IEEE
100views Hardware» more  ICCAD 1991»
13 years 11 months ago
Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis
The program TRANALYZE generates a gate-level representation of an MOS transistor circuit. The resulting model contains only four-valued unit and zero delay logic primitives, suita...
Randal E. Bryant
WSC
2000
13 years 8 months ago
Dynamic component substitution in web-based simulation
Recent breakthroughs in communication and software engineering has resulted in significant growth of web-based computing. Web-based techniques have been employed for modeling, sim...
Dhananjai Madhava Rao, Philip A. Wilsey
CORR
2010
Springer
109views Education» more  CORR 2010»
13 years 7 months ago
Towards the Development of a Simulator for Investigating the Impact of People Management Practices on Retail Performance
Models to understand the impact of management practices on retail performance are often simplistic and assume low levels of noise and linearity. Of course, in real-life, retail op...
Peer-Olaf Siebers, Uwe Aickelin, Helen Celia, Chri...
ISPASS
2007
IEEE
14 years 1 months ago
PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
In this paper, we introduce PTLsim, a cycle accurate full system x86-64 microprocessor simulator and virtual machine. PTLsim models a modern superscalar out of order x86-64 proces...
Matt T. Yourst
MICRO
2002
IEEE
171views Hardware» more  MICRO 2002»
14 years 8 days ago
Orion: a power-performance simulator for interconnection networks
With the prevalence of server blades and systems-ona-chip (SoCs), interconnection networks are becoming an important part of the microprocessor landscape. However, there is limite...
Hangsheng Wang, Xinping Zhu, Li-Shiuan Peh, Sharad...