Sciweavers

237 search results - page 37 / 48
» The Energy Efficiency of IRAM Architectures
Sort
View
PERVASIVE
2008
Springer
13 years 7 months ago
Localized power-aware routing in linear wireless sensor networks
Energy-efficency is a key concern when designing protocols for wireless sensor networks (WSN). This is of particular importance in commercial applications where demonstrable retur...
Marco Zimmerling, Waltenegus Dargie, Johnathan M. ...
HPCA
2006
IEEE
14 years 8 months ago
Software-hardware cooperative memory disambiguation
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
Ruke Huang, Alok Garg, Michael C. Huang
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
13 years 11 months ago
MultiNoC: A Multiprocessing System Enabled by a Network on Chip
The MultiNoC system implements a programmable onchip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed inter...
Aline Mello, Leandro Möller, Ney Calazans, Fe...
ICANN
2007
Springer
13 years 11 months ago
Text-Independent Speaker Authentication with Spiking Neural Networks
This paper presents a novel system that performs text-independent speaker authentication using new spiking neural network (SNN) architectures. Each speaker is represented by a set ...
Simei Gomes Wysoski, Lubica Benuskova, Nikola Kasa...
PACS
2000
Springer
110views Hardware» more  PACS 2000»
13 years 11 months ago
Compiler-Directed Dynamic Frequency and Voltage Scheduling
Dynamic voltage and frequency scaling has been identified as one of the most effective ways to reduce power dissipation. This paper discusses a compilation strategy that identifies...
Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao