Sciweavers

392 search results - page 77 / 79
» The Entropy of FPGA Reconfiguration
Sort
View
ANCS
2010
ACM
13 years 8 months ago
An architecture for software defined cognitive radio
As we move forward towards the next generation of wireless protocols, the push for a better radio physical layer is ever increasing. Conventional radio architectures are limited t...
Aveek Dutta, Dola Saha, Dirk Grunwald, Douglas C. ...
ASC
2011
13 years 5 months ago
Autonomic fault-handling and refurbishment using throughput-driven assessment
A new paradigm for online EH regeneration using Genetic Algorithms (GAs) called Competitive Runtime Reconfiguration (CRR) is developed where performance is assessed based upon a b...
Ronald F. DeMara, Kening Zhang, Carthik A. Sharma
DATE
2008
IEEE
153views Hardware» more  DATE 2008»
14 years 5 months ago
An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications
Novel reconfigurable computing platforms enable efficient realizations of complex signal processing applications by allowing exploitation of parallelization resulting in high thro...
Sankalita Saha, Jason Schlessman, Sebastian Puthen...
RECONFIG
2008
IEEE
225views VLSI» more  RECONFIG 2008»
14 years 5 months ago
A Hardware Filesystem Implementation for High-Speed Secondary Storage
Platform FPGAs are capable of hosting entire Linuxbased systems including standard peripherals, integrated network interface cards and even disk controllers on a single chip. File...
Ashwin A. Mendon, Ron Sass
EH
1999
IEEE
351views Hardware» more  EH 1999»
14 years 3 months ago
Evolvable Hardware or Learning Hardware? Induction of State Machines from Temporal Logic Constraints
Here we advocate an approach to learning hardware based on induction of finite state machines from temporal logic constraints. The method involves training on examples, constraint...
Marek A. Perkowski, Alan Mishchenko, Anatoli N. Ch...