Sciweavers

2424 search results - page 210 / 485
» The High Level Architecture for Simulations
Sort
View
ISCA
2000
IEEE
105views Hardware» more  ISCA 2000»
15 years 10 months ago
Multiple-banked register file architectures
The register file access time is one of the critical delays in current superscalar processors. Its impact on processor performance is likely to increase in future processor genera...
José-Lorenzo Cruz, Antonio González,...
166
Voted
AMI
2009
Springer
16 years 22 days ago
SAGE: A Logical Agent-Based Environment Monitoring and Control System
Abstract. We propose SAGE, an agent-based environment monitoring and control system based on computation logic. SAGE uses forward chaining deductive inference to map low level sens...
Krysia Broda, Keith Clark, Rob Miller 0002, Alessa...
151
Voted
BPM
2006
Springer
139views Business» more  BPM 2006»
15 years 10 months ago
Towards a Task-Oriented, Policy-Driven Business Requirements Specification for Web Services
Dynamic assembly of complex software is possible through automated composition of web services. Coordination scripts identify and orchestrate a number of services to fulfil a user ...
Stephen Gorton, Stephan Reiff-Marganiec
MMS
2002
15 years 5 months ago
A retrospective on the design of the GOPI middleware platform
This paper offers a high-level retrospective overview of the GOPI middleware platform which is the outcome of a three year project aimed at the development of generic, configurabl...
Geoff Coulson, Shakuntala Baichoo, Oveeyen Moonian
DAC
2006
ACM
16 years 7 months ago
A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates
Substantial increase in leakage current and threshold voltage fluctuations are making design of robust wide fan-in dynamic gates a challenging task. Traditionally, a PMOS keeper t...
Hamed F. Dadgour, Rajiv V. Joshi, Kaustav Banerjee