Sciweavers

2424 search results - page 338 / 485
» The High Level Architecture for Simulations
Sort
View
CORR
2010
Springer
108views Education» more  CORR 2010»
15 years 6 months ago
Securing data transfer in the cloud through introducing identification packet and UDT-authentication option field: a characteriz
The emergence of various technologies has since pushed researchers to develop new protocols that support high density data transmissions in Wide Area Networks. Many of these proto...
Danilo Valeros Bernardo, Doan B. Hoang
ISCA
2011
IEEE
522views Hardware» more  ISCA 2011»
14 years 10 months ago
CPPC: correctable parity protected cache
Due to shrinking feature sizes processors are becoming more vulnerable to soft errors. Write-back caches are particularly vulnerable since they hold dirty data that do not exist i...
Mehrtash Manoochehri, Murali Annavaram, Michel Dub...
ICC
2007
IEEE
121views Communications» more  ICC 2007»
16 years 16 days ago
Scalable Resilient Overlay Networks Using Destination-Guided Detouring
— Routing policies used in the Internet tend to be restrictive limiting communication between source-destination pairs to one route, when often better alternates exist. To avoid ...
Sameer Qazi, Tim Moors
DAC
2006
ACM
16 years 5 days ago
"The IC nanometer race -- what will it take to win?"
: Creating ICs in the nanometer age is a high-stakes race that few companies can afford to compete in – and even fewer can win. Hear how senior technologists from the world’s t...
G. Singer, Philippe Magarshack, Dennis Buss, F.-C....
DAC
1997
ACM
15 years 10 months ago
Frequency-Domain Compatibility in Digital Filter BIST
We examine frequency-domain issues in the design and selection of on-chip test generators for built-in self-test (BIST) of highperformance digital filters. Test-generator/circuit...
Laurence Goodby, Alex Orailoglu