2424 search results - page 410 / 485 » The High Level Architecture for Simulations |
159
click to vote
VLSID
2007
IEEE
16 years 6 months ago
2007
IEEE
Today, VLSI systems for computationally demanding applications are being built as Systems-on-Chip (SoCs) with a distributed memory sub-system which is shared by a large number of ...
144
click to vote
VLSID
2006
IEEE
16 years 6 months ago
2006
IEEE
This paper presents the power and performance analysis of a digital, direct sequence ultra-wideband (DS-UWB) receiver operating in the 3 to 4 GHz band. The signal to noise and dis...
142
click to vote
HPCA
2008
IEEE
16 years 6 months ago
2008
IEEE
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based sharedmemory multiprocessor systems that speculatively access DRAM in parallel with the...
151
click to vote
ICCD
2004
IEEE
16 years 2 months ago
2004
IEEE
In this paper, an efficient Montgomery multiplier is introduced for the modular exponentiation operation, which is fundamental to numerous public-key cryptosystems. Four aspects a...
162
click to vote
GLVLSI
2009
IEEE
16 years 19 days ago
2009
IEEE
Networks-on-Chip (NoCs) become a critical design factor as chip multiprocessors (CMPs) and systems on a chip (SoCs) scale up with technology. With fundamental benefits of high ban...