Sciweavers

2424 search results - page 52 / 485
» The High Level Architecture for Simulations
Sort
View
RCC
2002
104views more  RCC 2002»
13 years 8 months ago
Architectural Specification, Exploration and Simulation Through Rewriting-Logic
In recent years Arvind's Group at MIT has shown the usefulness of term rewriting theory for the specification of processor architectures. In their approach processors specifi...
Mauricio Ayala-Rincón, Reiner W. Hartenstei...
DATE
1997
IEEE
95views Hardware» more  DATE 1997»
14 years 28 days ago
Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications
A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modem design from the link level to t...
Patrick Schaumont, Serge Vernalde, Luc Rijnders, M...
ATAL
2003
Springer
14 years 1 months ago
A multi-agent system for the quantitative simulation of biological networks
We apply the multi-agent system (MAS) platform to the task of biological network simulation. In this paper, we describe the simulation of signal transduction (ST) networks using t...
Salim Khan, Ravi Makkena, Foster McGeary, Keith S....
GLOBECOM
2007
IEEE
14 years 3 months ago
Macro-Level and Micro-Level Routing (MMR) for Urban Vehicular Ad Hoc Networks
— Finding a reliable and efficient routing path in vehicular ad hoc networks (VANETs) is a challenging issue due to high mobility of vehicles and frequent link breakage. Motivat...
Youndo Lee, Hojin Lee, Nakjung Choi, Yanghee Choi,...
MASCOTS
2004
13 years 10 months ago
Design and Implementation of a High Speed Microprocessor Simulator BurstScalar
This paper describes the design and implementation of our high speed simulator for out-of-order microprocessors named BurstScalar. The simulator is based on the wellknown SimpleSc...
Takashi Nakada, Hiroshi Nakashima