Sciweavers

3872 search results - page 694 / 775
» The Java memory model
Sort
View
ATS
2009
IEEE
127views Hardware» more  ATS 2009»
14 years 3 months ago
On the Generation of Functional Test Programs for the Cache Replacement Logic
Caches are crucial components in modern processors (both stand-alone or integrated into SoCs) and their test is a challenging task, especially when addressing complex and high-fre...
Wilson J. Perez, Danilo Ravotto, Edgar E. Sá...
ICPADS
2002
IEEE
14 years 3 months ago
Self-Stabilizing Wormhole Routing on Ring Networks
Wormhole routing is most common in parallel architectures in which messages are sent in small fragments called flits. It is a lightweight and efficient method of routing message...
Ajoy Kumar Datta, Maria Gradinariu, Anthony B. Ken...
IPPS
2002
IEEE
14 years 2 months ago
Characterizing NAS Benchmark Performance on Shared Heterogeneous Networks
The goal of this research is to develop performance profiles of parallel and distributed applications in order to predict their execution time under different network conditions....
Jaspal Subhlok, Shreenivasa Venkataramaiah, Amitoj...
ISSS
2002
IEEE
127views Hardware» more  ISSS 2002»
14 years 2 months ago
Validation in a Component-Based Design Flow for Multicore SoCs
Currently, since many SoCs include heterogeneous components such as CPUs, DSPs, ASICs, memories, buses, etc., system integration becomes a major step in the design flow. To enable...
Ahmed Amine Jerraya, Sungjoo Yoo, Aimen Bouchhima,...
ICS
2010
Tsinghua U.
14 years 2 months ago
Overlapping communication and computation by using a hybrid MPI/SMPSs approach
– Communication overhead is one of the dominant factors that affect performance in high-performance computing systems. To reduce the negative impact of communication, programmers...
Vladimir Marjanovic, Jesús Labarta, Eduard ...