Sciweavers

1542 search results - page 16 / 309
» The Observational Power of Clocks
Sort
View
DATE
2009
IEEE
111views Hardware» more  DATE 2009»
14 years 5 months ago
Enabling concurrent clock and power gating in an industrial design flow
— Clock-gating and power-gating have proven to be very effective solutions for reducing dynamic and static power, respectively. The two techniques may be coupled in such a way th...
Leticia Maria Veiras Bolzani, Andrea Calimera, Alb...
ASYNC
2002
IEEE
115views Hardware» more  ASYNC 2002»
14 years 3 months ago
Point to Point GALS Interconnect
Reliable, low-latency channel communication between independent clock domains may be achieved using a combination of clock pausing techniques, self-calibrating delay lines and an ...
George S. Taylor, Simon W. Moore, Robert D. Mullin...
DATE
2002
IEEE
89views Hardware» more  DATE 2002»
14 years 3 months ago
Sizing Power/Ground Meshes for Clocking and Computing Circuit Components
Arindam Mukherjee, Kai Wang, Lauren Hui Chen, Malg...