Sciweavers

782 search results - page 36 / 157
» The Power of Hybrid Acceleration
Sort
View
FCCM
1998
IEEE
169views VLSI» more  FCCM 1998»
14 years 1 months ago
Scalable Network Based FPGA Accelerators for an Automatic Target Recognition Application
Abstract Image processing, specifically Automatic Target Recognition (ATR) in Synthetic Aperture Radar (SAR) imagery, is an application area that can require tremendous processing ...
Ruth Sivilotti, Young Cho, Wen-King Su, Danny Cohe...
FPGA
2011
ACM
401views FPGA» more  FPGA 2011»
13 years 10 days ago
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
In this paper, we introduce a new open source high-level synthesis tool called LegUp that allows software techniques to be used for hardware design. LegUp accepts a standard C pro...
Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zh...
ETT
2006
115views Education» more  ETT 2006»
13 years 8 months ago
Radio network planning of DVB-H/UMTS hybrid mobile communication networks
Abstract-- The benefit of hybrid mobile communication networks combining point-to-point and point-to-multipoint systems should be an optimized transfer of data for both providers a...
Peter Unger, Thomas Kürner
ENTCS
2007
80views more  ENTCS 2007»
13 years 8 months ago
Topological Perspective on the Hybrid Proof Rules
We consider the non-orthodox proof rules of hybrid logic from the viewpoint of topological semantics. Topological semantics is more general than Kripke semantics. We show that the...
Balder ten Cate, Tadeusz Litak
DATE
2006
IEEE
116views Hardware» more  DATE 2006»
14 years 2 months ago
Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation
This paper presents a systematic and optimal design of hybrid cascode compensation method which is used in fully differential two-stage CMOS operational transconductance amplifier...
Mohammad Yavari, Omid Shoaei, Ángel Rodr&ia...