Sciweavers

2861 search results - page 120 / 573
» The multi-layered network design problem
Sort
View
137
Voted
IPPS
2006
IEEE
15 years 10 months ago
Towards a universal client for grid monitoring systems: design and implementation of the Ovid browser
In this paper, we present the design and implementation of Ovid, a browser for Grid-related information. The key goal of Ovid is to support the seamless navigation of users in the...
Marios D. Dikaiakos, A. Artemiou, George Tsouloupa...
DAC
2005
ACM
15 years 6 months ago
Logic soft errors in sub-65nm technologies design and CAD challenges
Logic soft errors are radiation induced transient errors in sequential elements (flip-flops and latches) and combinational logic. Robust enterprise platforms in sub-65nm technolog...
Subhasish Mitra, Tanay Karnik, Norbert Seifert, Mi...
ICCAD
2005
IEEE
108views Hardware» more  ICCAD 2005»
16 years 1 months ago
A routing algorithm for flip-chip design
— The flip-chip package gives the highest chip density of any packaging method to support the pad-limited Application-Specific Integrated Circuit (ASIC) designs. In this paper,...
Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Ch...
INFOCOM
2006
IEEE
15 years 10 months ago
Using Repeated Games to Design Incentive-Based Routing Systems
Abstract— Incorporating pricing information in routing systems has been explored in various contexts and fashions. In this paper we examine certain fundamental properties importa...
Michael Afergan
125
Voted
VLSI
2005
Springer
15 years 9 months ago
Pareto Points in SRAM Design Using the Sleepy Stack Approach
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption a...
Jun-Cheol Park, Vincent John Mooney III