Sciweavers

3600 search results - page 103 / 720
» The settling-time reducibility ordering
Sort
View
DSD
2010
IEEE
126views Hardware» more  DSD 2010»
15 years 6 months ago
Low Power FPGA Implementations of 256-bit Luffa Hash Function
Low power techniques in a FPGA implementation of the hash function called Luffa are presented in this paper. This hash function is under consideration for adoption as standard. Tw...
Paris Kitsos, Nicolas Sklavos, Athanassios N. Skod...
181
Voted
ANOR
2006
58views more  ANOR 2006»
15 years 6 months ago
A management system for decompositions in stochastic programming
This paper presents two contributions: A set of routines that manipulate instances of stochastic programming problems in order to make them more amenable for different solution ap...
Robert Fourer, Leo Lopes
139
Voted
JCT
2006
64views more  JCT 2006»
15 years 6 months ago
Inequalities between Littlewood-Richardson coefficients
We prove that a conjecture of Fomin, Fulton, Li, and Poon, associated to ordered pairs of partitions, holds for many infinite families of such pairs. We also show that the bounded ...
François Bergeron, Riccardo Biagioli, Merce...
MST
2008
141views more  MST 2008»
15 years 6 months ago
From a Zoo to a Zoology: Towards a General Theory of Graph Polynomials
Abstract. We outline a general theory of graph polynomials which covers all the examples we found in the vast literature, in particular, the chromatic polynomial, various generaliz...
Johann A. Makowsky
JISE
1998
106views more  JISE 1998»
15 years 5 months ago
Control / Data-Flow Analysis for VHDL Semantic Extraction
straction reduces the number of states necessary to perform formal verification while maintaining the functionality of the original model with respect to ifications to be verified....
Yee-Wing Hsieh, Steven P. Levitan