Sciweavers

608 search results - page 18 / 122
» Time Space Sharing Scheduling and Architectural Support
Sort
View
FPL
2008
Springer
116views Hardware» more  FPL 2008»
13 years 9 months ago
Shared reconfigurable architectures for CMPS
This paper investigates reconfigurable architectures suitable for chip multiprocessors (CMPs). Prior research has established that augmenting a conventional processor with reconfi...
Matthew A. Watkins, Mark J. Cianchetti, David H. A...
CODES
2003
IEEE
14 years 26 days ago
Schedule-aware performance estimation of communication architecture for efficient design space exploration
In this paper, we are concerned about the performance estimation of bus-based architectures assuming that the task partitioning on the processing components is already determined....
Sungchan Kim, Chaeseok Im, Soonhoi Ha
ISCA
2008
IEEE
112views Hardware» more  ISCA 2008»
14 years 2 months ago
Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems
In a chip-multiprocessor (CMP) system, the DRAM system is shared among cores. In a shared DRAM system, requests from a thread can not only delay requests from other threads by cau...
Onur Mutlu, Thomas Moscibroda
GI
2004
Springer
14 years 28 days ago
An Architecture Concept for Mobile P2P File Sharing Services
Abstract: File-sharing in mobile networks has differing demands to a P2P architecture. Resource access and mediation techniques must follow constraints given in 2.5G/3G networks. E...
Frank-Uwe Andersen, Hermann de Meer, Ivan Dedinski...
ICADL
2004
Springer
116views Education» more  ICADL 2004»
14 years 28 days ago
Supporting Field Study with Personalized Project Spaces in a Geographical Digital Library
Digital libraries have been rather successful in supporting learning activities by providing learners with access to information and knowledge. However, this level of support is pa...
Ee-Peng Lim, Aixin Sun, Zehua Liu, John G. Hedberg...