Sciweavers

608 search results - page 57 / 122
» Time Space Sharing Scheduling and Architectural Support
Sort
View
IEEEPACT
2000
IEEE
14 years 1 months ago
aSOC: A Scalable, Single-Chip Communications Architecture
As on-chip integration matures, single-chip system designers must not only be concerned with component-level issues such as performance and power, but also with onchip system-leve...
Jian Liang, Sriram Swaminathan, Russell Tessier
CASES
2008
ACM
13 years 11 months ago
Compiling custom instructions onto expression-grained reconfigurable architectures
While customizable processors aim at combining the flexibility of general purpose processors with the speed and power advantages of custom circuits, commercially available process...
Paolo Bonzini, Giovanni Ansaloni, Laura Pozzi
DAC
1998
ACM
14 years 1 months ago
Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions
We present a technique for synthesizing power- as well as area-optimized circuits from hierarchical data flow graphs under throughput constraints. We allow for the use of complex...
Ganesh Lakshminarayana, Niraj K. Jha
ACSW
2003
13 years 10 months ago
A Secure Pervasive Environment
This paper explores the complications encountered when attempting to create a secure pervasive computing environment. The model introduced in this paper is primarily conceptual. T...
Patrick G. McLean
MOBIQUITOUS
2008
IEEE
14 years 3 months ago
ScreenSpot: multidimensional resource discovery for distributed applications in smart spaces
The big challenge related to the contemporary research on ubiquitous and pervasive computing is that of seamless integration. For the next generation of ubiquitous and distributed...
Marko Jurmu, Sebastian Boring, Jukka Riekki