Sciweavers

769 search results - page 31 / 154
» Timed Circuit Synthesis Using Implicit Methods
Sort
View
ISCAS
1999
IEEE
121views Hardware» more  ISCAS 1999»
14 years 2 months ago
The linear time-varying approach applied to a first-order dynamic translinear filter
Dynamic translinear (DTL) circuits use the exponential inputoutput relation of the transistor as a primitive for the synthesis of electronic circuits. As a consequence the analysi...
F. C. M. Kuijstermans, F. M. Diepstraten, Wouter A...
ENTCS
2007
130views more  ENTCS 2007»
13 years 10 months ago
Specify, Compile, Run: Hardware from PSL
We propose to use a formal specification language as a high-level hardware description language. Formal languages allow for compact, unambiguous representations and yield designs...
Roderick Bloem, Stefan Galler, Barbara Jobstmann, ...
ISQED
2008
IEEE
153views Hardware» more  ISQED 2008»
14 years 4 months ago
ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis
In this paper dual-K (DKCMOS) technology is proposed as a method for gate leakage power reduction. An integer linear programming (ILP) based algorithm is proposed for its optimiza...
Saraju P. Mohanty
ASYNC
2003
IEEE
119views Hardware» more  ASYNC 2003»
14 years 3 months ago
Asynchronous DRAM Design and Synthesis
We present the design of a high performance on-chip pipelined asynchronous DRAM suitable for use in a microprocessor cache. Although traditional DRAM structures suffer from long a...
Virantha N. Ekanayake, Rajit Manohar
DAC
2005
ACM
14 years 9 days ago
Piece-wise approximations of RLCK circuit responses using moment matching
Capturing RLCK circuit responses accurately with existing model order reduction (MOR) techniques is very expensive. Direct metrics for fast analysis of RC circuits exist but there...
Chirayu S. Amin, Yehea I. Ismail, Florentin Dartu