Sciweavers

176 search results - page 32 / 36
» Timed Verification of Asynchronous Circuits
Sort
View
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
13 years 12 months ago
Hardware Synthesis from C/C++ Models
Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of f...
Giovanni De Micheli
NIPS
2001
13 years 9 months ago
Orientation-Selective aVLSI Spiking Neurons
We describe a programmable multi-chip VLSI neuronal system that can be used for exploring spike-based information processing models. The system consists of a silicon retina, a PIC...
Shih-Chii Liu, Jörg Kramer, Giacomo Indiveri,...
ENTCS
2008
110views more  ENTCS 2008»
13 years 7 months ago
Performance Evaluation of Elastic GALS Interfaces and Network Fabric
This paper reports on the design of a test chip built to test a) a new latency insensitive network fabric protocol and circuits, b) a new synchronizer design, and c) how efficient...
JunBok You, Yang Xu, Hosuk Han, Kenneth S. Stevens
CDC
2010
IEEE
185views Control Systems» more  CDC 2010»
13 years 2 months ago
Distributed perimeter patrolling and tracking for camera networks
In this work, we propose a distributed control strategy for perimeter patrolling and target tracking in a multi-camera videosurveillance system with communication, resources and sp...
Mauro Baseggio, Angelo Cenedese, Pierangelo Merlo,...
DAC
2009
ACM
14 years 8 months ago
Online cache state dumping for processor debug
Post-silicon processor debugging is frequently carried out in a loop consisting of several iterations of the following two key steps: (i) processor execution for some duration, fo...
Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishna...