Sciweavers

483 search results - page 69 / 97
» Timing Games and Shared Memory
Sort
View
POPL
2010
ACM
14 years 7 months ago
Dynamically Checking Ownership Policies in Concurrent C/C++ Programs
Concurrent programming errors arise when threads share data incorrectly. Programmers often avoid these errors by using synchronization to enforce a simple ownership policy: data i...
Jean-Phillipe Martin, Michael Hicks, Manuel Costa,...
SPAA
1998
ACM
14 years 2 months ago
Lamport Clocks: Verifying a Directory Cache-Coherence Protocol
Modern shared-memory multiprocessors use complex memory system implementations that include a variety of non-trivial and interacting optimizations. More time is spent in verifying...
Manoj Plakal, Daniel J. Sorin, Anne Condon, Mark D...
TC
2011
13 years 4 months ago
Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters
— Implementing shared memory consistency models on top of hardware caches gives rise to the well-known cache coherence problem. The standard solution involves implementing cohere...
Thomas J. Ashby, Pedro Diaz, Marcelo Cintra
DSD
2010
IEEE
112views Hardware» more  DSD 2010»
13 years 8 months ago
Re-NUCA: Boosting CMP Performance Through Block Replication
— Chip Multiprocessor (CMP) systems have become the reference architecture for designing micro-processors, thanks to the improvements in semiconductor nanotechnology that have co...
Pierfrancesco Foglia, Cosimo Antonio Prete, Marco ...
CHI
2008
ACM
14 years 10 months ago
Idea management in creative lives
This research explores how ideas occur in creative work and the strategies and tools used to represent and develop them. We describe the analysis of an open questionnaire survey o...
Tim Coughlan, Peter Johnson