Sciweavers

264 search results - page 30 / 53
» Timing driven power gating
Sort
View
IJCSS
2007
133views more  IJCSS 2007»
13 years 8 months ago
Synthesis of Read-Once Digital Hardware with Reduced Energy Delay Product
This paper presents a low power driven synthesis framework for the unique class of nonregenerative Boolean Read-Once Functions (BROF). A two-pronged approach is adopted, where the...
P. Balasubramanian, S. Theja
ICCAD
2009
IEEE
121views Hardware» more  ICCAD 2009»
13 years 6 months ago
MOLES: Malicious off-chip leakage enabled by side-channels
Economic incentives have driven the semiconductor industry to separate design from fabrication in recent years. This trend leads to potential vulnerabilities from untrusted circui...
Lang Lin, Wayne Burleson, Christof Paar
JCP
2008
96views more  JCP 2008»
13 years 8 months ago
Energy Driven Application Self-Adaptation at Run-time
Until recently, there has been a lack of methods to trade-off energy use for quality of service at run-time in stand-alone embedded systems. Such systems are motivated by the need ...
Jorgen Peddersen, Sri Parameswaran
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
14 years 2 months ago
A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology
As the IC process technology scales, the oxide thickness and operating voltage continues to decrease. The gate oxide thickness in recent and future IC process technology has appro...
Sanjeev K. Jain, Pankaj Agarwal
TVLSI
2002
144views more  TVLSI 2002»
13 years 8 months ago
On-chip inductance cons and pros
Abstract--This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the u...
Yehea I. Ismail