Sciweavers

3706 search results - page 58 / 742
» To Cache or Not To Cache
Sort
View
133
Voted
IEEEPACT
2005
IEEE
15 years 8 months ago
Trace Cache Sampling Filter
This paper presents a new technique for efficient usage of small trace caches. A trace cache can significantly increase the performance of wide out-oforder processors, but to be e...
Michael Behar, Avi Mendelson, Avinoam Kolodny
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
15 years 7 months ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell
ICCD
2008
IEEE
117views Hardware» more  ICCD 2008»
15 years 11 months ago
Two dimensional highly associative level-two cache design
High associativity is important for level-two cache designs [9]. Implementing CAM-based Highly Associative Caches (CAM-HAC), however, is both costly in hardware and exhibits poor s...
Chuanjun Zhang, Bing Xue
115
Voted
FAST
2008
15 years 5 months ago
TaP: Table-based Prefetching for Storage Caches
TaP is a storage cache sequential prefetching and caching technique to improve the read-ahead cache hit rate and system response time. A unique feature of TaP is the use of a tabl...
Mingju Li, Elizabeth Varki, Swapnil Bhatia, Arif M...
105
Voted
ICCD
2001
IEEE
84views Hardware» more  ICCD 2001»
15 years 11 months ago
Static Energy Reduction Techniques for Microprocessor Caches
Microprocessor performance has been improved by increasing the capacity of on-chip caches. However, the performance gain comes at the price of increased static energy consumption ...
Heather Hanson, M. S. Hrishikesh, Vikas Agarwal, S...