Sciweavers

134 search results - page 6 / 27
» Tolerance Models in Hardware Description Languages
Sort
View
AICCSA
2006
IEEE
95views Hardware» more  AICCSA 2006»
14 years 3 months ago
DEPICT: A High-Level Formal Language For Modeling Constraint Satisfaction Problems
: The past decade witnessed rapid development of constraint satisfaction technologies, where algorithms are now able to cope with larger and harder problems. However, owing to the ...
Abdulwahed M. Abbas, Edward P. K. Tsang, Ahmad H. ...
ICIP
1998
IEEE
14 years 11 months ago
Hardware Architecture for Optical Flow Estimation in Real Time
Optical flow estimation from image sequences has been for several years a mathematical process carried out by general purpose processors in no real time. In this work a specific a...
Aitzol Zuloaga, José Luis Martín, Jo...
DATE
2010
IEEE
176views Hardware» more  DATE 2010»
14 years 2 months ago
Timing modeling and analysis for AUTOSAR-based software development - a case study
—Safety-critical automotive systems must fulfill hard real-time constraints for reliability and safety. This paper presents a case study for the application of an AUTOSARbased l...
Kay Klobedanz, Christoph Kuznik, Andreas Thuy, Wol...
CATA
2010
13 years 10 months ago
A Hardware Implementation of the Advanced Encryption Standard (AES) Algorithm using SystemVerilog
In this paper, a hardware implementation of the AES128 encryption algorithm is proposed. A unique feature of the proposed pipelined design is that the round keys, which are consum...
Bahram Hakhamaneshi, Behnam S. Arad
AC
2003
Springer
14 years 3 months ago
Synthesis of Asynchronous Hardware from Petri Nets
Abstract. As semiconductor technology strides towards billions of transistors on a single die, problems concerned with deep sub-micron process features and design productivity call...
Josep Carmona, Jordi Cortadella, Victor Khomenko, ...