Sciweavers

513 search results - page 3 / 103
» Towards a Model for Hardware and Software Functional Partiti...
Sort
View
173
Voted
TACAS
2001
Springer
160views Algorithms» more  TACAS 2001»
15 years 7 months ago
Hardware/Software Co-Design Using Functional Languages
In previous work we have developed and prototyped a silicon compiler which translates a functional language (SAFL) into hardware. Here we present a SAFL-level program transformati...
Alan Mycroft, Richard Sharp
DAC
1996
ACM
15 years 7 months ago
A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts
Abstract -- This paper introduces a new HW/SW partitioning algorithm used in automating the instruction set processor design for pipelined ASIP (Application Specific Integrated Pro...
Nguyen-Ngoc Bình, Masaharu Imai, Akichika S...
ISSS
1998
IEEE
107views Hardware» more  ISSS 1998»
15 years 7 months ago
Integrating Communication Protocol Selection with Partitioning in Hardware/Software Codesign
This paper presents a codesign approach which incorporates communication protocol selection as a design parameter within hardware/software partitioning. The presented approach tak...
Peter Voigt Knudsen, Jan Madsen
VLSISP
2010
119views more  VLSISP 2010»
14 years 10 months ago
Hardware Acceleration of HMMER on FPGAs
We propose a new parallelization scheme for the hmmsearch function of the HMMER software, in order to target FPGA technology. hmmsearch is a very compute intensive software for bio...
Steven Derrien, Patrice Quinton
168
Voted
DATE
2009
IEEE
249views Hardware» more  DATE 2009»
15 years 10 months ago
White box performance analysis considering static non-preemptive software scheduling
—In this paper, a novel approach for integrating static non-preemptive software scheduling in formal bottom-up performance evaluation of embedded system models is described. The ...
Alexander Viehl, Michael Pressler, Oliver Bringman...