Sciweavers

204 search results - page 16 / 41
» Trace Processors
Sort
View
OOPSLA
2007
Springer
14 years 2 months ago
Scalable omniscient debugging
Omniscient debuggers make it possible to navigate backwards in time within a program execution trace, drastically improving the task of debugging complex applications. Still, they...
Guillaume Pothier, Éric Tanter, José...
TVLSI
2010
13 years 3 months ago
Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-
Program code in a computer system can be altered either by malicious security attacks or by various faults in microprocessors. At the instruction level, all code modifications are ...
Hai Lin, Yunsi Fei, Xuan Guan, Zhijie Jerry Shi
HPCA
2008
IEEE
14 years 3 months ago
Prediction of CPU idle-busy activity pattern
Real-world workloads rarely saturate multi-core processor. CPU C-states can be used to reduce power consumption during processor idle time. The key unsolved problem is: when and h...
Qian Diao, Justin J. Song
GPC
2007
Springer
14 years 2 months ago
Towards Feasible and Effective Load Sharing in a Heterogeneous Computational Grid
A grid has to provide strong incentive for participating sites to join and stay in it. Participating sites are concerned with the performance improvement brought by the gird for th...
Kuo-Chan Huang, Po-Chi Shih, Yeh-Ching Chung
ISCA
1991
IEEE
110views Hardware» more  ISCA 1991»
14 years 4 days ago
Dynamic Base Register Caching: A Technique for Reducing Address Bus Width
When address reference streams exhibit high degrees of spatial and temporal locality, many of the higher order address lines carry redundant information. By caching the higher ord...
Matthew K. Farrens, Arvin Park