Sciweavers

204 search results - page 30 / 41
» Trace Processors
Sort
View
SIGSOFT
2005
ACM
14 years 9 months ago
Matching execution histories of program versions
We develop a method for matching dynamic histories of program executions of two program versions. The matches produced can be useful in many applications including software piracy...
Xiangyu Zhang, Rajiv Gupta
HPCA
2005
IEEE
14 years 9 months ago
On the Limits of Leakage Power Reduction in Caches
If current technology scaling trends hold, leakage power dissipation will soon become the dominant source of power consumption in high performance processors. Caches, due to the f...
Yan Meng, Timothy Sherwood, Ryan Kastner
POPL
2008
ACM
14 years 9 months ago
Formal verification of translation validators: a case study on instruction scheduling optimizations
Translation validation consists of transforming a program and a posteriori validating it in order to detect a modification of its semantics. This approach can be used in a verifie...
Jean-Baptiste Tristan, Xavier Leroy
ICCAD
2004
IEEE
100views Hardware» more  ICCAD 2004»
14 years 5 months ago
DynamoSim: a trace-based dynamically compiled instruction set simulator
Instruction set simulators are indispensable tools for the architectural exploration and verification of embedded systems. Different techniques have recently been proposed to spe...
Massimo Poncino, Jianwen Zhu
DSN
2008
IEEE
14 years 3 months ago
Toward an understanding of the processing delay of peer-to-peer relay nodes
Abstract—Peer-to-peer relaying is commonly used in realtime applications to cope with NAT and firewall restrictions and provide better quality network paths. As relaying is not ...
Kuan-Ta Chen, Jing-Kai Lou