Sciweavers

639 search results - page 20 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
SIGGRAPH
1999
ACM
14 years 1 months ago
Realistic, Hardware-Accelerated Shading and Lighting
With fast 3D graphics becoming more and more available even on low end platforms, the focus in hardware-accelerated rendering is beginning to shift towards higher quality renderin...
Wolfgang Heidrich, Hans-Peter Seidel
IPPS
2007
IEEE
14 years 3 months ago
An Architectural Framework for Automated Streaming Kernel Selection
Hardware accelerators are increasingly used to extend the computational capabilities of baseline scalar processors to meet the growing performance and power requirements of embedd...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...
FCCM
2002
IEEE
174views VLSI» more  FCCM 2002»
14 years 1 months ago
PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs
This paper explores the implications of integrating flexible module generation into a compiler for FPGAs. The objective is to improve the programmabilityof FPGAs, or in other wor...
Oskar Mencer
MICRO
1999
IEEE
100views Hardware» more  MICRO 1999»
14 years 1 months ago
A Superscalar 3D Graphics Engine
3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, CAD, or visualization appl...
Andrew Wolfe, Derek B. Noonburg
DAC
1999
ACM
14 years 9 months ago
Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints
The concept of improving the timing behavior of a circuit by relocating registers is called retiming and was first presented by Leiserson and Saxe. They showed that the problem of...
Abdallah Tabbara, Robert K. Brayton, A. Richard Ne...