Sciweavers

639 search results - page 38 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
DAC
2006
ACM
14 years 9 months ago
Power-centric design of high-speed I/Os
With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is const...
Hamid Hatamkhani, Frank Lambrecht, Vladimir Stojan...
TIP
2008
175views more  TIP 2008»
13 years 8 months ago
Algorithmic and Architectural Optimizations for Computationally Efficient Particle Filtering
Abstract--In this paper, we analyze the computational challenges in implementing particle filtering, especially to video sequences. Particle filtering is a technique used for filte...
Aswin C. Sankaranarayanan, Ankur Srivastava, Rama ...
PVG
2003
IEEE
165views Visualization» more  PVG 2003»
14 years 2 months ago
A PC Cluster System for Simultaneous Interactive Volumetric Modeling and Visualization
A number of problems are well suited for volumetric representation for both simulation and storage, however, the large amount of data that needs to be processed and rendered with ...
Shigeru Muraki, Eric B. Lum, Kwan-Liu Ma, Masato O...
UIST
2003
ACM
14 years 2 months ago
Rhythm modeling, visualizations and applications
People use their awareness of others' temporal patterns to plan work activities and communication. This paper presents algorithms for programatically detecting and modeling t...
James Begole, John C. Tang, Rosco Hill
CCR
2006
92views more  CCR 2006»
13 years 8 months ago
Flow labelled IP over ATM: design and rationale
We describe a system in which layer 2 switching is placed directly under the control of layer 3 routing protocols on a hop-by-hop basis. Specifically, ATM switching is controlled ...
Greg Minshall, Robert M. Hinden, Eric Hoffman, Fon...