Sciweavers

639 search results - page 72 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
ASAP
2008
IEEE
96views Hardware» more  ASAP 2008»
14 years 3 months ago
Integer and floating-point constant multipliers for FPGAs
Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimi...
Nicolas Brisebarre, Florent de Dinechin, Jean-Mich...
IM
2007
13 years 10 months ago
Compass: Cost of Migration-aware Placement in Storage Systems
— We investigate methodologies for placement and migration of logical data stores in virtualized storage systems leading to optimum system configuration in a dynamic workload sc...
Akshat Verma, Upendra Sharma, Rohit Jain, Koustuv ...
USENIX
2001
13 years 10 months ago
The X Resize and Rotate Extension - RandR
The X Window System protocol, Version 11, was deliberately designed to be extensible, to provide for both anticipated and unanticipated needs. The X11 core did not anticipate that...
Jim Gettys, Keith Packard
HT
2005
ACM
14 years 2 months ago
Information visualization for an intrusion detection system
— Spatial hypertext was developed from studies of how humans deal with information overflow particularly in situations where data needed to be interpreted quickly. Intrusion det...
James Blustein, Ching-Lung Fu, Daniel L. Silver
ISCA
2010
IEEE
214views Hardware» more  ISCA 2010»
13 years 10 months ago
Translation caching: skip, don't walk (the page table)
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
Thomas W. Barr, Alan L. Cox, Scott Rixner