Sciweavers

639 search results - page 89 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
ACMICEC
2003
ACM
118views ECommerce» more  ACMICEC 2003»
14 years 1 months ago
Visualization of EDI messages: facing the problems in the use of XML
Multi-organizational EDI message networks are complicated communication environments with various standards and technologies. The role of third party message exchange hubs has bec...
Reija Korhonen, Airi Salminen
DAC
2007
ACM
14 years 9 months ago
Placement of 3D ICs with Thermal and Interlayer Via Considerations
Thermal problems and limitations on interlayer via densities are important design constraints on three-dimensional integrated circuits (3D ICs), and need to be considered during g...
Brent Goplen, Sachin S. Sapatnekar
DAC
2004
ACM
14 years 9 months ago
FPGA power reduction using configurable dual-Vdd
Power optimization is of growing importance for FPGAs in nanometer technologies. Considering dual-Vdd technique, we show that configurable power supply is required to obtain a sat...
Fei Li, Yan Lin, Lei He
MICRO
2008
IEEE
114views Hardware» more  MICRO 2008»
14 years 3 months ago
Toward a multicore architecture for real-time ray-tracing
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
Venkatraman Govindaraju, Peter Djeu, Karthikeyan S...
SIGCOMM
2010
ACM
13 years 8 months ago
PacketShader: a GPU-accelerated software router
We present PacketShader, a high-performance software router framework for general packet processing with Graphics Processing Unit (GPU) acceleration. PacketShader exploits the mas...
Sangjin Han, Keon Jang, KyoungSoo Park, Sue B. Moo...