Sciweavers

872 search results - page 28 / 175
» UML-based design test generation
Sort
View
ISQED
2002
IEEE
129views Hardware» more  ISQED 2002»
15 years 11 months ago
Design Method and Automation of Comparator Generation for Flash A/D Converter
The design methods and the automation of the comparator circuit layout generation for a flash A/D converter are presented in this paper. The threshold inverter quantization (TIQ)...
Daegyu Lee, Jincheol Yoo, Kyusun Choi
APCCAS
2006
IEEE
206views Hardware» more  APCCAS 2006»
15 years 10 months ago
On the Properties And Design of Stable IIR Transfer Functions Generated Using Fibonnaci Numbers
This paper considers z-domain transfer functions whose denominator polynomial possesses the property that the coefficient of zi is greater than the coefficient of zi-1 . Such trans...
Christian S. Gargour, Venkat Ramachandran, Ravi P....
170
Voted
DATE
2002
IEEE
89views Hardware» more  DATE 2002»
15 years 11 months ago
A Hierarchical Test Scheme for System-On-Chip Designs
System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design...
Jin-Fu Li, Hsin-Jung Huang, Jeng-Bin Chen, Chih-Pi...
TCAD
2011
15 years 1 months ago
Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains
—This paper presents a hybrid automatic test pattern generation (ATPG) technique using the staggered launch-oncapture (LOC) scheme followed by the one-hot LOC scheme for testing ...
Shianling Wu, Laung-Terng Wang, Xiaoqing Wen, Zhig...
ITC
2000
IEEE
124views Hardware» more  ITC 2000»
15 years 10 months ago
Wrapper design for embedded core test
A wrapper is a thin shell around the core, that provides the switching between functional, and core-internal and core-external test modes. Together with a test access mechanism (T...
Yervant Zorian, Erik Jan Marinissen, Maurice Lousb...