Sciweavers

1872 search results - page 286 / 375
» Unbalanced Cache Systems
Sort
View
CODES
1998
IEEE
14 years 2 months ago
Software timing analysis using HW/SW cosimulation and instruction set simulator
Timing analysis for checking satisfaction of constraints is a crucial problem in real-time system design. In some current approaches, the delay of software modules is precalculate...
Jie Liu, Marcello Lajolo, Alberto L. Sangiovanni-V...
TOOLS
1997
IEEE
14 years 2 months ago
Propagator: A Family of Patterns
PROPAGATOR is a family of patterns for consistently updating objects in a dependency network. The propagator patterns are found in such diverse applications as MAKE, WWW, spreadsh...
Peter H. Feiler, Walter F. Tichy
PPOPP
1993
ACM
14 years 2 months ago
Integrating Message-Passing and Shared-Memory: Early Experience
This paper discusses some of the issues involved in implementing a shared-address space programming model on large-scale, distributed-memory multiprocessors. While such a programm...
David A. Kranz, Kirk L. Johnson, Anant Agarwal, Jo...
CASES
2007
ACM
14 years 2 months ago
An integrated ARM and multi-core DSP simulator
In this paper we describe the design and implementation of a flexible, and extensible, just-in-time ARM simulator designed to run co-operatively with a multi-core DSP simulator on...
Sharad Singhai, MingYung Ko, Sanjay Jinturkar, May...
EXPCS
2007
14 years 1 months ago
Quantifying the cost of context switch
Measuring the indirect cost of context switch is a challenging problem. In this paper, we show our results of experimentally quantifying the indirect cost of context switch using ...
Chuanpeng Li, Chen Ding, Kai Shen