Sciweavers

488 search results - page 69 / 98
» Unbounded Transactional Memory
Sort
View
ICDCSW
2003
IEEE
14 years 3 months ago
Convergence of IPsec in Presence of Resets
IPsec is the current security standard for the Internet Protocol IP. According to this standard, a selected computer pair (p, q) in the Internet can be designated a “security ass...
Chin-Tser Huang, Mohamed G. Gouda, E. N. Elnozahy
ASPLOS
2000
ACM
14 years 2 months ago
Architecture and design of AlphaServer GS320
This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer G...
Kourosh Gharachorloo, Madhu Sharma, Simon Steely, ...
DAC
2008
ACM
14 years 11 months ago
Latency and bandwidth efficient communication through system customization for embedded multiprocessors
We present a cross-layer customization methodology for latency and bandwidth efficient inter-core communication in embedded multiprocessors. The methodology integrates compiler, o...
Chenjie Yu, Peter Petrov
HPCA
2001
IEEE
14 years 10 months ago
An Architectural Evaluation of Java TPC-W
The use of the Java programming language for implementing server-side application logic is increasing in popularity, yet there is very little known about the architectural require...
Harold W. Cain, Ravi Rajwar, Morris Marden, Mikko ...
COLCOM
2007
IEEE
14 years 4 months ago
Privacy protection on sliding window of data streams
—In many applications, transaction data arrive in the form of high speed data streams. These data contain a lot of information about customers that needs to be carefully managed ...
Weiping Wang 0001, Jianzhong Li, Chunyu Ai, Yingsh...