Sciweavers

720 search results - page 40 / 144
» Uniform Memory Hierarchies
Sort
View
GLVLSI
2010
IEEE
149views VLSI» more  GLVLSI 2010»
15 years 6 months ago
Lightweight runtime control flow analysis for adaptive loop caching
Loop caches provide an effective method for decreasing memory hierarchy energy consumption by storing frequently executed code in a more energy efficient structure than the level ...
Marisha Rawlins, Ann Gordon-Ross
EXPCS
2007
15 years 6 months ago
Pipeline spectroscopy
Pipeline Spectroscopy is a new technique that allows us to measure the cost of each cache miss. The cost of a miss is displayed (graphed) as a histogram, which represents a precis...
Thomas R. Puzak, Allan Hartstein, Philip G. Emma, ...
DATE
2005
IEEE
138views Hardware» more  DATE 2005»
15 years 6 months ago
BB-GC: Basic-Block Level Garbage Collection
Memory space limitation is a serious problem for many embedded systems from diverse application domains. While circuit/packaging techniques are definitely important to squeeze la...
Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin
ICIP
1998
IEEE
16 years 6 months ago
Fast Search for Long-Term Memory Motion-Compensated Prediction
Long-term memory motion-compensated prediction extends the spatial displacement utilized in block-based hybrid video coding by a frame reference parameter permitting the use of ma...
Thomas Wiegand, Bo Lincoln, Bernd Girod
IEEEPACT
2006
IEEE
15 years 10 months ago
Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. I...