Sciweavers

643 search results - page 30 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
ICPP
2003
IEEE
14 years 1 months ago
A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches
Aggressive hardware-based and software-based prefetch algorithms for hiding memory access latencies were proposed to bridge the gap of the expanding speed disparity between proces...
Xiaotong Zhuang, Hsien-Hsin S. Lee
KES
2009
Springer
14 years 1 months ago
An Ontology-Based Autonomic System for Improving Data Warehouse Performances
: With the increase in the amount and complexity of information, data warehouse performance has become a constant issue, especially for decision support systems. As decisional expe...
Vlad Nicolicin-Georgescu, Vincent Benatier, R&eacu...
ICCD
2005
IEEE
110views Hardware» more  ICCD 2005»
14 years 5 months ago
Near-memory Caching for Improved Energy Consumption
Main memory has become one of the largest contributors to overall energy consumption and offers many opportunities for power/energy reduction. In this paper, we propose a PowerAw...
Nevine AbouGhazaleh, Bruce R. Childers, Daniel Mos...
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
14 years 25 days ago
VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks
Recent technological advances have produced network interfaces that provide users with very low-latency access to the memory of remote machines. We examine the impact of such netw...
Leonidas I. Kontothanassis, Galen C. Hunt, Robert ...
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
14 years 1 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...