Sciweavers

643 search results - page 97 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
SBACPAD
2003
IEEE
135views Hardware» more  SBACPAD 2003»
14 years 2 months ago
Adaptive Compressed Caching: Design and Implementation
In this paper, we reevaluate the use of adaptive compressed caching to improve system performance through the reduction of accesses to the backing stores. We propose a new adaptab...
Rodrigo S. de Castro, Alair Pereira do Lago, Dilma...
SIGMETRICS
2005
ACM
127views Hardware» more  SIGMETRICS 2005»
14 years 2 months ago
A data streaming algorithm for estimating subpopulation flow size distribution
Statistical information about the flow sizes in the traffic passing through a network link helps a network operator to characterize network resource usage, infer traffic demands,...
Abhishek Kumar, Minho Sung, Jun Xu, Ellen W. Zegur...
SIGMETRICS
1997
ACM
111views Hardware» more  SIGMETRICS 1997»
14 years 1 months ago
Cache Behavior of Network Protocols
In this paper we present a performance study of memory reference behavior in network protocol processing, using an Internet-based protocol stack implemented in the x-kernel runnin...
Erich M. Nahum, David J. Yates, James F. Kurose, D...
ASPLOS
2010
ACM
14 years 3 months ago
Addressing shared resource contention in multicore processors via scheduling
Contention for shared resources on multicore processors remains an unsolved problem in existing systems despite significant research efforts dedicated to this problem in the past...
Sergey Zhuravlev, Sergey Blagodurov, Alexandra Fed...
DATE
2008
IEEE
167views Hardware» more  DATE 2008»
14 years 3 months ago
Accuracy-Adaptive Simulation of Transaction Level Models
Simulation of transaction level models (TLMs) is an established embedded systems design technique. Its use cases include virtual prototyping for early software development, platfo...
Martin Radetzki, Rauf Salimi Khaligh