Sciweavers

466 search results - page 46 / 94
» Using Queue Time Predictions for Processor Allocation
Sort
View
RTSS
2005
IEEE
14 years 1 months ago
Quantifying the Gap between Embedded Control Models and Time-Triggered Implementations
Mapping a set of feedback control components to executable code introduces errors due to a variety of factors such as discretization, computational delays, and scheduling policies...
Hakan Yazarel, Antoine Girard, George J. Pappas, R...
ASPLOS
2006
ACM
14 years 1 months ago
Software-based instruction caching for embedded processors
While hardware instruction caches are present in virtually all general-purpose and high-performance microprocessors today, many embedded processors use SRAM or scratchpad memories...
Jason E. Miller, Anant Agarwal
ISMB
1994
13 years 9 months ago
Predicting Location and Structure Of beta-Sheet Regions Using Stochastic Tree Grammars
We describe and demonstrate the effectiveness of a method of predicting protein secondary structures, sheet regions in particular, using a class of stochastic tree grammars as rep...
Hiroshi Mamitsuka, Naoki Abe
CASES
2007
ACM
13 years 11 months ago
Performance optimal processor throttling under thermal constraints
We derive analytically, the performance optimal throttling curve for a processor under thermal constraints for a given task sequence. We found that keeping the chip temperature co...
Ravishankar Rao, Sarma B. K. Vrudhula
CSDA
2008
77views more  CSDA 2008»
13 years 7 months ago
Maximizing equity market sector predictability in a Bayesian time-varying parameter model
A large body of evidence has emerged in recent studies confirming that macroeconomic factors play an important role in determining investor risk premia and the ultimate path of eq...
Lorne D. Johnson, Georgios Sakoulis