Sciweavers

60 search results - page 5 / 12
» Using Reconfigurable Hardware to Speed up Product Developmen...
Sort
View
ISVLSI
2005
IEEE
126views VLSI» more  ISVLSI 2005»
14 years 1 months ago
Adaptive Power Management in Software Radios Using Resolution Adaptive Analog to Digital Converters
The popularity of Software Radios is increasing, as they have become one of the important emerging technologies in mobile communications. One of the major challenges during develo...
Daniel Hostetler, Yuan Xie
AFRICACRYPT
2009
Springer
14 years 2 months ago
Breaking KeeLoq in a Flash: On Extracting Keys at Lightning Speed
We present the first simple power analysis (SPA) of software implementations of KeeLoq. Our attack drastically reduces the efforts required for a complete break of remote keyless...
Markus Kasper, Timo Kasper, Amir Moradi, Christof ...
ANCS
2008
ACM
13 years 9 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
ASPLOS
2010
ACM
14 years 1 months ago
A real system evaluation of hardware atomicity for software speculation
In this paper we evaluate the atomic region compiler abstraction by incorporating it into a commercial system. We find that atomic regions are simple and intuitive to integrate i...
Naveen Neelakantam, David R. Ditzel, Craig B. Zill...
FCCM
2008
IEEE
133views VLSI» more  FCCM 2008»
14 years 1 months ago
Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration
This paper presents a proto-type autonomous signal processing system on a chip. The system is architected such that high performance digital signal processing occurs in the FPGA...
Matthew French, Erik Anderson, Dong-In Kang