Sciweavers

239 search results - page 43 / 48
» Using hardware methods to improve time-predictable performan...
Sort
View
BIRTHDAY
2012
Springer
12 years 4 months ago
A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors
3-D integration presents many new opportunities for architects and embedded systems designers. However, 3-D integration has not yet been explored by the cryptographic hardware com...
Jonathan Valamehr, Ted Huffmire, Cynthia E. Irvine...
FAST
2010
13 years 10 months ago
Efficient Object Storage Journaling in a Distributed Parallel File System
Journaling is a widely used technique to increase file system robustness against metadata and/or data corruptions. While the overhead of journaling can be masked by the page cache...
Sarp Oral, Feiyi Wang, David Dillow, Galen M. Ship...
DAC
2003
ACM
14 years 9 months ago
Dynamic hardware/software partitioning: a first approach
Partitioning an application among software running on a microprocessor and hardware co-processors in on-chip configurable logic has been shown to improve performance and energy co...
Greg Stitt, Roman L. Lysecky, Frank Vahid
DATE
2009
IEEE
123views Hardware» more  DATE 2009»
14 years 3 months ago
Shock immunity enhancement via resonance damping in gyroscopes for automotive applications
—This paper presents an innovative and effective method to improve the performance of a micro mechanical gyroscope by introducing the damping of its sensing quality factor. Indee...
Eleonora Marchetti, Luca Fanucci, A. Rocchi, Marco...
CASES
2003
ACM
14 years 1 months ago
Extending STI for demanding hard-real-time systems
Software thread integration (STI) is a compilation technique which enables the efficient use of an application’s fine-grain idle time on generic processors without special hardw...
Benjamin J. Welch, Shobhit O. Kanaujia, Adarsh See...