Sciweavers

467 search results - page 83 / 94
» Using the DEVS Paradigm to Implement a Simulated Processor
Sort
View
ICCAD
1995
IEEE
97views Hardware» more  ICCAD 1995»
13 years 11 months ago
Interface co-synthesis techniques for embedded systems
A key aspect of the synthesis of embedded systems is the automatic integration of system components. This entails the derivation of both the hardware and software interfaces that ...
Pai H. Chou, Ross B. Ortega, Gaetano Borriello
PLDI
1995
ACM
13 years 11 months ago
Improving Balanced Scheduling with Compiler Optimizations that Increase Instruction-Level Parallelism
Traditional list schedulers order instructions based on an optimistic estimate of the load latency imposed by the hardware and therefore cannot respond to variations in memory lat...
Jack L. Lo, Susan J. Eggers
OOPSLA
2010
Springer
13 years 5 months ago
Towards a tool-based development methodology for sense/compute/control applications
This poster presents a design language and a tool suite covering the development life-cycle of a Sense/Compute/Control (SCC) application. This language makes it possible to define...
Damien Cassou, Julien Bruneau, Julien Mercadal, Qu...
EUROPAR
2005
Springer
14 years 1 months ago
Developing Java Grid Applications with Ibis
Ibis1 is a programming environment for the development of grid applications in Java. We aim to support a wide range of applications and parallel platforms, so our example programs ...
Kees van Reeuwijk, Rob van Nieuwpoort, Henri E. Ba...
MICRO
2003
IEEE
106views Hardware» more  MICRO 2003»
14 years 25 days ago
Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches
High-performance caches statically pull up the bitlines in all cache subarrays to optimize cache access latency. Unfortunately, such an architecture results in a significant wast...
Se-Hyun Yang, Babak Falsafi