Sciweavers

2904 search results - page 171 / 581
» Valuing Design Repair
Sort
View
COLCOM
2005
IEEE
15 years 8 months ago
Providing both scale and security through a single core probabilistic protocol
Distributed systems are typically designed for scale and performance first, which makes it difficult to add security later without affecting the original properties. This paper ...
Ramsés Morales, Indranil Gupta
117
Voted
GECCO
2006
Springer
147views Optimization» more  GECCO 2006»
15 years 6 months ago
Deceptiveness and neutrality the ND family of fitness landscapes
When a considerable number of mutations have no effects on fitness values, the fitness landscape is said neutral. In order to study the interplay between neutrality, which exists ...
William Beaudoin, Sébastien Vérel, P...
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
15 years 8 months ago
A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology
As the IC process technology scales, the oxide thickness and operating voltage continues to decrease. The gate oxide thickness in recent and future IC process technology has appro...
Sanjeev K. Jain, Pankaj Agarwal
157
Voted
IPPS
1999
IEEE
15 years 6 months ago
Design and Implementation of a Scalable Parallel System for Multidimensional Analysis and OLAP
Multidimensional Analysis and On-Line Analytical Processing (OLAP) uses summary information that requires aggregate operations along one or more dimensions of numerical data value...
Sanjay Goil, Alok N. Choudhary
ICCAD
1994
IEEE
131views Hardware» more  ICCAD 1994»
15 years 6 months ago
Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
Hannah Honghua Yang, D. F. Wong