Sciweavers

584 search results - page 43 / 117
» Verification-Aware Microprocessor Design
Sort
View
IJNSEC
2007
82views more  IJNSEC 2007»
13 years 7 months ago
On Software Implementation of Fast DDP-based Ciphers
Data-dependent (DD) permutations (DDP) are discussed as a cryptographic primitive for the design of fast hardware, firmware, and software encryption systems. DDP can be performed...
Nikolay A. Moldovyan, Peter A. Moldovyanu, Douglas...
TVLSI
2002
121views more  TVLSI 2002»
13 years 7 months ago
On-chip decoupling capacitor optimization using architectural level prediction
Switching activity-generated power-supply grid-noise presents a major obstacle to the reduction of supply voltage in future generation semiconductor technologies. A popular techniq...
Mondira Deb Pant, Pankaj Pant, D. Scott Wills
VLSI
2010
Springer
13 years 5 months ago
Trends and techniques for energy efficient architectures
Abstract--Microprocessor architectures have become increasingly power limited in recent years. Currently power and thermal envelopes dictate peak performance limits more than any o...
Victor Jimenez, Roberto Gioiosa, Eren Kursun, Fran...
DSD
2009
IEEE
88views Hardware» more  DSD 2009»
13 years 5 months ago
A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor
Abstract--The implementation of an efficient result forwarding unit for asynchronous processors faces the problem of the inherent lack of synchronisation between result producer an...
Luis A. Tarazona, Doug A. Edwards, Luis A. Plana
TDSC
2010
144views more  TDSC 2010»
13 years 2 months ago
On the Thermal Attack in Instruction Caches
The instruction cache has been recognized as one of the least hot units in microprocessors, which leaves the instruction cache largely ignored in onchip thermal management. Consequ...
Joonho Kong, Johnsy K. John, Eui-Young Chung, Sung...