Sciweavers

584 search results - page 80 / 117
» Verification-Aware Microprocessor Design
Sort
View
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
14 years 1 months ago
In-system FPGA prototyping of an itanium microarchitecture
We describe an effort to prototype an Itanium microarchitecture using an FPGA. The microarchitecture model is written in the Bluespec hardware description language (HDL) and suppo...
Roland E. Wunderlich, James C. Hoe
ICCAD
2003
IEEE
135views Hardware» more  ICCAD 2003»
14 years 1 months ago
ATPG for Noise-Induced Switch Failures in Domino Logic
Domino circuits have been used in most modern high-performance microprocessor designs because of their high speed, low transistor-count and hazard-free operation. However, with te...
Rahul Kundu, R. D. (Shawn) Blanton
IPPS
2003
IEEE
14 years 1 months ago
Experiences and Lessons Learned with a Portable Interface to Hardware Performance Counters
The PAPI project has defined and implemented a crossplatform interface to the hardware counters available on most modern microprocessors. The interface has gained widespread use ...
Jack Dongarra, Kevin S. London, Shirley Moore, Phi...
ISVLSI
2003
IEEE
101views VLSI» more  ISVLSI 2003»
14 years 1 months ago
Energy Benefits of a Configurable Line Size Cache for Embedded Systems
Previous work has shown that cache line sizes impact performance differently for different desktop programs – some programs work better with small line sizes, others with larger...
Chuanjun Zhang, Frank Vahid, Walid A. Najjar
FPL
2003
Springer
81views Hardware» more  FPL 2003»
14 years 1 months ago
A TCP/IP Based Multi-device Programming Circuit
This paper describes a lightweight Field Programmable Gate Array (FPGA) circuit design that supports the simultaneous programming of multiple devices at different locations throug...
David V. Schuehler, Harvey Ku, John W. Lockwood