Sciweavers

1093 search results - page 52 / 219
» Verifying VLSI Circuits
Sort
View
NIPS
2007
13 years 10 months ago
Contraction Properties of VLSI Cooperative Competitive Neural Networks of Spiking Neurons
A non–linear dynamic system is called contracting if initial conditions are forgotten exponentially fast, so that all trajectories converge to a single trajectory. We use contra...
Emre Neftci, Elisabetta Chicca, Giacomo Indiveri, ...
ICCD
2007
IEEE
212views Hardware» more  ICCD 2007»
14 years 5 months ago
Analytical thermal placement for VLSI lifetime improvement and minimum performance variation
DSM and nanometer VLSI designs are subject to an increasingly significant thermal effect on VLSI circuit lifetime and performance variation, which can be effectively subdued by V...
Andrew B. Kahng, Sung-Mo Kang, Wei Li, Bao Liu
GLVLSI
2010
IEEE
310views VLSI» more  GLVLSI 2010»
14 years 1 months ago
Graphene tunneling FET and its applications in low-power circuit design
Graphene nanoribbon tunneling FETs (GNR TFETs) are promising devices for post-CMOS low-power applications because of the low subthreshold swing, high Ion/Ioff, and potential for l...
Xuebei Yang, Jyotsna Chauhan, Jing Guo, Kartik Moh...
NIPS
2001
13 years 10 months ago
Orientation-Selective aVLSI Spiking Neurons
We describe a programmable multi-chip VLSI neuronal system that can be used for exploring spike-based information processing models. The system consists of a silicon retina, a PIC...
Shih-Chii Liu, Jörg Kramer, Giacomo Indiveri,...
IJCV
1998
81views more  IJCV 1998»
13 years 8 months ago
Estimating the Focus of Expansion in Analog VLSI
In the course of designing an integrated system for locating the focus of expansion (FOE) from a sequence of images taken while a camera is translating, a variety of direct motion ...
Ignacio S. McQuirk, Berthold K. P. Horn, Hae-Seung...