Sciweavers

222 search results - page 9 / 45
» Verifying an Arbiter Circuit
Sort
View
DAC
2000
ACM
14 years 9 months ago
Formal verification of iterative algorithms in microprocessors
Contemporary microprocessors implement many iterative algorithms. For example, the front-end of a microprocessor repeatedly fetches and decodes instructions while updating interna...
Mark Aagaard, Robert B. Jones, Roope Kaivola, Kath...
ASYNC
1999
IEEE
110views Hardware» more  ASYNC 1999»
14 years 7 days ago
Verification of Delayed-Reset Domino Circuits Using ATACS
This paper discusses the application of the timing analysis tool ATACS to the high performance, self-resetting and delayed-reset domino circuits being designed at IBM's Austi...
Wendy Belluomini, Chris J. Myers, H. Peter Hofstee
FORMATS
2006
Springer
13 years 11 months ago
Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata
Using a variant of Clariso-Cortadella's parametric method for verifying asynchronous circuits, we formally derive a set of linear constraints that ensure the correctness of so...
Remy Chevallier, Emmanuelle Encrenaz-Tiphèn...
ASPDAC
2008
ACM
103views Hardware» more  ASPDAC 2008»
13 years 10 months ago
Dynamic supply noise measurement circuit composed of standard cells suitable for in-site SoC power integrity verification
This paper presents an all digital measurement circuit called "gated oscillator" for capturing waveforms of dynamic power supply noise. The gated oscillator is constructe...
Yasuhiro Ogasahara, Masanori Hashimoto, Takao Onoy...
ISLPED
2010
ACM
170views Hardware» more  ISLPED 2010»
13 years 8 months ago
Low-power sub-threshold design of secure physical unclonable functions
The unique and unpredictable nature of silicon enables the use of physical unclonable functions (PUFs) for chip identification and authentication. Since the function of PUFs depen...
Lang Lin, Daniel E. Holcomb, Dilip Kumar Krishnapp...