Sciweavers

995 search results - page 50 / 199
» Wire-speed total order
Sort
View
ICCAD
2003
IEEE
137views Hardware» more  ICCAD 2003»
14 years 5 months ago
Bus-Driven Floorplanning
In this paper, we present an integrated approach to floorplanning and bus planning, i.e., bus-driven floorplanning (BDF). We are given a set of circuit blocks and the bus speci...
Hua Xiang, Xiaoping Tang, Martin D. F. Wong
DATE
2009
IEEE
153views Hardware» more  DATE 2009»
14 years 3 months ago
TRAM: A tool for Temperature and Reliability Aware Memory Design
— Memories are increasingly dominating Systems on Chip (SoC) designs and thus contribute a large percentage of the total system’s power dissipation, area and reliability. In th...
Amin Khajeh, Aseem Gupta, Nikil Dutt, Fadi J. Kurd...
GLOBECOM
2006
IEEE
14 years 2 months ago
Connection Preemption in Multi-Class Networks
— We address the problem of connection preemption in a multi-class network environment. Our objective is: i) to minimize the number of preempted connections, and ii) to minimize ...
Fahad Rafique Dogar, Laeeq Aslam, Zartash Afzal Uz...
DSN
2003
IEEE
14 years 2 months ago
From Crash Tolerance to Authenticated Byzantine Tolerance: A Structured Approach, the Cost and Benefits
Many fault-tolerant group communication middleware systems have been implemented assuming crash failure semantics. While this assumption is not unreasonable, it becomes hard to ju...
Dimane Mpoeleng, Paul D. Ezhilchelvan, Neil A. Spe...
NIPS
2003
13 years 10 months ago
Log-Linear Models for Label Ranking
Label ranking is the task of inferring a total order over a predefined set of labels for each given instance. We present a general framework for batch learning of label ranking f...
Ofer Dekel, Christopher D. Manning, Yoram Singer