Sciweavers

85 search results - page 16 / 17
» Wiring edge-disjoint layouts
Sort
View
MOBICOM
2009
ACM
14 years 2 months ago
A scalable micro wireless interconnect structure for CMPs
This paper describes an unconventional way to apply wireless networking in emerging technologies. It makes the case for using a two-tier hybrid wireless/wired architecture to inte...
Suk-Bok Lee, Sai-Wang Tam, Ioannis Pefkianakis, So...
ICCAD
2003
IEEE
99views Hardware» more  ICCAD 2003»
14 years 27 days ago
A Probabilistic Approach to Buffer Insertion
This work presents a formal probabilistic approach for solving optimization problems in design automation. Prediction accuracy is very low especially at high levels of design flo...
Vishal Khandelwal, Azadeh Davoodi, Akash Nanavati,...
ICCAD
2001
IEEE
97views Hardware» more  ICCAD 2001»
14 years 4 months ago
Addressing the Timing Closure Problem by Integrating Logic Optimization and Placement
Timing closure problems occur when timing estimates computed during logic synthesis do not match with timing estimates computed from the layout of the circuit. In such a situation...
Wilsin Gosti, Sunil P. Khatri, Alberto L. Sangiova...
AAAI
1998
13 years 9 months ago
An Expert System for Alarm System Planning
This paper discusses the design and implementation of ESSPL, an expert system which generates security plans for alarm systems (Figure 1). Security planning is the task of determi...
Akira Tsurushima, Kenji Urushima, Daigo Sakata, Hi...
JACM
2000
86views more  JACM 2000»
13 years 7 months ago
Periodification scheme: constructing sorting networks with constant period
We consider comparator networks M that are used repeatedly: while the output produced by M is not sorted, it is fed again into M. Sorting algorithms working in this way are called ...
Miroslaw Kutylowski, Krzysztof Lorys, Brigitte Oes...