Sciweavers

1000 search results - page 168 / 200
» Yield-Aware Cache Architectures
Sort
View
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
14 years 3 months ago
In-system FPGA prototyping of an itanium microarchitecture
We describe an effort to prototype an Itanium microarchitecture using an FPGA. The microarchitecture model is written in the Bluespec hardware description language (HDL) and suppo...
Roland E. Wunderlich, James C. Hoe
MDM
2004
Springer
197views Communications» more  MDM 2004»
14 years 3 months ago
MobiVoD: A Video-on-Demand System Design for Mobile Ad Hoc Networks
— We present a design for a system that provides video-on-demand (VOD) services to mobile ad hoc clients. Such a system allows the clients to access video information anytime any...
Duc A. Tran, Minh Le, Kien A. Hua
APCSAC
2003
IEEE
14 years 3 months ago
Latency Improvement in Virtual Multicasting
Virtual multicasting (VMC) combines some of the benefits of caching (transparency, dynamic adaptation to workload) and multicasting (reducing duplicated traffic). Virtual multicas...
Philip Machanick, Brynn Andrew
DATE
2003
IEEE
154views Hardware» more  DATE 2003»
14 years 3 months ago
Packetized On-Chip Interconnect Communication Analysis for MPSoC
Interconnect networks play a critical role in shared memory multiprocessor systems-on-chip (MPSoC) designs. MPSoC performance and power consumption are greatly affected by the pac...
Terry Tao Ye, Luca Benini, Giovanni De Micheli
EUROPAR
2001
Springer
14 years 2 months ago
Using a Swap Instruction to Coalesce Loads and Stores
A swap instruction, which exchanges a value in memory with a value of a register, is available on many architectures. The primary application of a swap instruction has been for pro...
Apan Qasem, David B. Whalley, Xin Yuan, Robert van...